| 摘要 |
PURPOSE:To secure a high-speed operation for a logical circuit in which the inverse output caused by the i-th signal among N-units of logical input signal is controlled by the i-th signal among N-units of control signal corresponding to the logical input signal. |
