发明名称 |
Programmable sequential logic circuit devices |
摘要 |
The programmable sequential logic circuit device is constructed to sequentially form an output signal to an external circuit and the circuit state for the next operation in accordance with input signals applied from outside and the internal state of the circuit. The device includes a first logic array for producing product terms of the input signals, a second logic array for producing sum terms of the first logic array, a two-dimensionally arrayed flip-flop array and means for setting the state of the flip-flop array. The flip-flop array is arranged in a plurality of rows of stages each including a plurality of serially connected flip-flop circuits. The inputs of respective rows are connected to the outputs of the second logic array, the outputs of the setting means are applied to the inputs of respective stages and the outputs thereof are parallelly fed back to the first logic array.
|
申请公布号 |
US4415818(A) |
申请公布日期 |
1983.11.15 |
申请号 |
US19800110030 |
申请日期 |
1980.01.07 |
申请人 |
NIPPON TELEGRAPH & TELEPHONE CORP. |
发明人 |
OGAWA, KATSUHIKO;HORIGUCHI, SHINJU |
分类号 |
H03K19/177;(IPC1-7):H03K19/17 |
主分类号 |
H03K19/177 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|