发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE WITH POWER CONSUMPTION REDUCING ARRANGEMENT
摘要 In semiconductor circuits, and particularly in memories, it is often desirable to use bipolar transistors for speed together with MOS elements. However, although the bipolar transistors are useful for speed considerations, they undesirably significantly increase the power consumption of the overall circuit. Accordingly, to reduce power consumption, a bipolar/MOSFET arrangement is provided wherein MOSFETs are used as current sources to supply operation currents to the bipolar transistors only during the periods of their operation. Thus, a semiconductor integrated circuit device is achieved featuring a high operation speed yet consuming reduced amounts of electric power. Additionally, power consumption can be further reduced by providing a time serial operation for actuation of the MOSFETs in different peripheral circuits for a memory array.
申请公布号 US5111432(A) 申请公布日期 1992.05.05
申请号 US19900492329 申请日期 1990.03.12
申请人 HITACHI, LTD. 发明人 MIYAOKA, SHUICHI
分类号 G11C11/414;G11C7/00;G11C7/10;G11C11/34;G11C11/413;G11C11/419 主分类号 G11C11/414
代理机构 代理人
主权项
地址