In the manufacture of a dual-work-function CMOS circuit, a polysilicon layer is produced to form the gate level, the mean grain diameter in the layer being greater that the minimum expansion in the gate level in order to suppress lateral diffusion of dopant. In particular, a narrowing is created in the gate level with a width less than the mean grain diameter.