发明名称 |
Coherent sampling digitizer system |
摘要 |
A digitizing system coherently samples an input signal of frequency Ft and generates an output data sequence representing magnitudes of N successive samples. The digitizing system generates a timing signal by frequency dividing a clock signal of frequency FMCLK by an integer factor K and supplies the timing signal to a digitizer. The digitizer coherently samples the input signal N times over M cycles of input signal to produce an N-term data sequence representing one cycle of the input signal. The timing signal frequency sets the digitizer sampling rate. The digitizing system includes a computer programmed to execute an algorithm for finding an appropriate value for K so that the system substantially achieves coherent sampling of the input signal despite limitations in allowable ranges of K, M and N. The algorithm searches a Farey series to locate terms of the form P/Q from which it may derive candidate values of K (K=Qi*J), M (M=P*J) and N (N=Qi), wherein P and Q are relatively prime integers, J is an integer greater than 0 and Qi is an integer factor of Q. The algorithm locates the particular Farey series term most closely approximating the ratio Ft/FMCLK for which candidate values of K, M and N fall within their allowable ranges. The digitizing system then frequency divides the master clock signal by that candidate value of K.
|
申请公布号 |
US5708432(A) |
申请公布日期 |
1998.01.13 |
申请号 |
US19960684466 |
申请日期 |
1996.07.19 |
申请人 |
CREDENCE SYSTEMS CORPORATION |
发明人 |
REYNOLDS, DAVID DEAN;SLIZYNSKI, ROMAN AURELI |
分类号 |
H03M1/12;G01R31/3167;G01R31/319;G01R31/3193;(IPC1-7):H03M1/00 |
主分类号 |
H03M1/12 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|