发明名称 CONTROL DATA RATE (M/N) CODE/ENCODER, DETECTOR AND DECODER
摘要 PROBLEM TO BE SOLVED: To obtain a high coding gain at a detector by conducting a coding based on the control data of M data/bits of a (J)1 block and the rate (M/N) code that conducts mapping between N symbol bits of one block and storing the coded results in a medium. SOLUTION: In a coding circuit of a rate (2/6) code, elements a(1) and a(2) of a data language are received by a 2 bit/register 601. The register 601 provides the elements a(1) and a(2) in parallel in accordance with a data language clock. Complementary numbers of the elements a(1) and a(2) are provided by inverters 604 and 603, respectively. Then, elements a(1) and a(2) are provided to the stages corresponding to a 6 bit/register 602 in parallel. The contents of the register 602 correspond to elements z(1) to z(6) and a coding language z is provided.
申请公布号 JP2001057031(A) 申请公布日期 2001.02.27
申请号 JP20000188556 申请日期 2000.06.23
申请人 LUCENT TECHNOL INC 发明人 PAAVETSU MIAZA AZUITSU
分类号 G11B20/14;G11B20/10;G11B20/18;H03M5/14;H03M7/14;H03M13/41;(IPC1-7):G11B20/18 主分类号 G11B20/14
代理机构 代理人
主权项
地址
您可能感兴趣的专利