发明名称 |
Semiconductor memory device having large data I/O width and capable of speeding up data input/output and reducing power consumption |
摘要 |
A memory cell array is split into first and second memory blocks. A switch group splits pairs of global data I/O lines provided in common to the overall memory cell array into regions corresponding to the first and second memory blocks respectively. Column selection in a memory block far from a data input/output circuit is executed while turning off the switch group before selection of the memory blocks, and either a turn-on operation of the switch group or column selection in another memory block is executed after selection of the memory blocks is defined.
|
申请公布号 |
US2001019512(A1) |
申请公布日期 |
2001.09.06 |
申请号 |
US20010779842 |
申请日期 |
2001.02.09 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
HIDAKA HIDETO |
分类号 |
G11C11/409;G11C7/18;G11C11/401;G11C11/4096;G11C11/4097;(IPC1-7):G11C8/00 |
主分类号 |
G11C11/409 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|