摘要 |
A cache memory control apparatus ( 20 ) that may control a cache memory ( 100 ) has been disclosed. Cache memory control apparatus ( 20 ) may include a control section ( 21 ). When a cache miss occurs, a refill request for a line ( 118 ) of data may be executed. In response to the refill request, control section ( 21 ) may perform control to make a valid bit ( 103 ) and a TAG portion ( 102 ), corresponding to line ( 118 ) of data to be refilled, invalid. This may occur while accessing the address corresponding to the cache miss from an external memory ( 200 ). In this way, if a reset occurs during the refill operation, a cache memory control apparatus ( 20 ) may recover a cache memory to a state before resetting in a reduced time period. Upon completion of the refill operation, valid bit ( 103 ) and TAG portion ( 102 ) may be updated.
|