| 发明名称 |
REGISTER CIRCUIT CHECKING SYSTEM FOR INFORMATION PROCESSOR |
| 摘要 |
PURPOSE:To enable a detection the fact that the new data is not set to a register circuit owing to some fault as well as to enable the detection of a parity error when the register circuit is used. |
| 申请公布号 |
JPS5365634(A) |
申请公布日期 |
1978.06.12 |
| 申请号 |
JP19760140972 |
申请日期 |
1976.11.24 |
| 申请人 |
FUJITSU LTD |
发明人 |
TANIGUCHI HARUMASA |
| 分类号 |
G06F12/16;G01R31/28;G06F1/00;G06F11/08;G06F11/10;G06F11/22;G11C19/00 |
主分类号 |
G06F12/16 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
