发明名称 VECTOR OPERATION PROCESSING SYSTEM
摘要 PURPOSE:To reduce the number of steps by retrieving whether an equivalent operation is possible with an operand substituted with that of another operation when a vector register of the operand is the storage destination of the operation result and executing the operation where the operand is substituted. CONSTITUTION:Designated data are read out to an operator 3 from a vector register storage part 2, and the operation result is stored in the storage part 2. In case of generation of a program which executes the operation, such second operation is retrieved that contradictions on a source program logic are not caused by the operation where on of vector registers of operands of the second operation, whose operation result should be stored in the second vector register where the second operand of the first operation is held, and the first vector register are substituted if the first vector register where the first operand of the first operation is the storage destination of the operation result of the first operation, and the program is generated with instructions which execute the first and second operations where the substitution is performed. Thus, the number of steps is reduced.
申请公布号 JPS62202264(A) 申请公布日期 1987.09.05
申请号 JP19860025045 申请日期 1986.02.07
申请人 FUJITSU LTD 发明人 SAGAWA MORIE;NAGAKURA HIROSHI
分类号 G06F9/38;G06F15/78;G06F17/16 主分类号 G06F9/38
代理机构 代理人
主权项
地址