| 摘要 |
<p>An electrically-erasable, electrically-programmable ROM or an EEPROM is constructed using a floating-gate transistor (10) with or without a split gate. The floating-gate transistor (10) may have a self-aligned tunnel window (26) or sublithographic dimension positioned on the opposite side of the source (11) from the channel and drain (12), in a contact-free cell layout, enhancing the ease of manufacture and reducing cell size. In this cell, the bitlines (17, 19) and source/drain regions (11,12) are buried beneath relatively thick silicon oxide (24a, 24b, 24c) and the floating gate (13) extends over the thick silicon oxide. Programming and erasing are accomplished by causing electrons to tunnel through the oxide in the tunnel window. The tunnel window has a thinner dielectric than the remainder of the oxides under the floating gate to allow Fowler-Nordheim tunneling. Trenches and ditches (27, 28) are used for electrical isolation between individual memory cells, allowing an increase in cell density.</p> |
