发明名称 |
Microcomputer providing output clock signal - has selection control circuit for setting output of multiplexer to supply clock signal to circuit external to microcomputer, and to e.g. time circuit, A=D converter and serial input=output circuit within microcomputer |
摘要 |
The microcomputer has a central processing unit (2) and a number of peripheral circuits (5a..5k) supplied with respective input clock signals ( phi a.. phi k). One of these clock signals is selected via a clock selection circuit (7), for supply to an external circuit outside the microcomputer, in response to a clock selection control signal (10) from a clock selection control circuit (9). Pref. the clock signal selection circuit includes a multiplexer, the clock selection control circuit having a register in which the required clock signal is logged, e.g. as corresponding bit data information. ADVANTAGE - Allows provision of different clock outputs without increased number of external terminals.
|
申请公布号 |
DE4312338(A1) |
申请公布日期 |
1994.03.31 |
申请号 |
DE19934312338 |
申请日期 |
1993.04.15 |
申请人 |
MITSUBISHI DENKI K.K., TOKIO/TOKYO, JP |
发明人 |
KOURA, MASATO, ITAMI, HYOGO, JP |
分类号 |
G06F1/10;G06F1/06;G06F15/78;(IPC1-7):G06F1/04 |
主分类号 |
G06F1/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|