发明名称 Method and apparatus for providing a representation of an input voltage at a disabled voltage multiplier's output
摘要 A voltage multiplier includes input and output differential multiplying stages, first and second operational amplifiers, and first and second linear devices. An input voltage is received by an inverting input of the first operational amplifier via the first linear device. An output of the voltage multiplier is provided at an output of the second operational amplifier. When the voltage multiplier is disabled, the second linear device provides the input voltage a linear path to an inverting input of the second operational amplifier and, when the voltage multiplier is operational, the second linear device has negligible effect on the voltage multiplier.
申请公布号 US5302868(A) 申请公布日期 1994.04.12
申请号 US19930100402 申请日期 1993.08.02
申请人 MOTOROLA, INC. 发明人 FERGUS, GEORGE H.
分类号 G06G7/163;H03G7/00;(IPC1-7):H03F1/32;H03F1/26;H03F3/04 主分类号 G06G7/163
代理机构 代理人
主权项
地址
您可能感兴趣的专利