| 摘要 |
FIELD: automatic control; development of reliable program-controlled delay-time devices. SUBSTANCE: just before arrival of input command at START OF COUNT bus 12, time delay is set in the form of code word that goes to address bus 1. In writing mode, code word with address bus 1 calls first area of data array in read-only memory 4 and number Ncorresponding to this time delay is entered in main storage 9. In counting mode, output data of main storage 9 calls second area of data array in read-only memory 4 wherein algorithm of input number Naugmented by one is recorded. Addition to clock frequency f set by pulse generator 13 goes on until code word M of decoder 10 is attained. When condition N+ n = M is satisfied, where n is number of time steps, decoder 10 shapes execution command. Device has two multiplexors 2, 3 two main storages 4, 5 two comparison circuits 6, 7. EFFECT: provision for continuous serviceability check of main parts of circuit and for preventing ahead-of-time yield of output signal. 2 cl, 2 dwg
|
