发明名称 Protecting proprietary asic design information using boundary scan on selective inputs and outputs
摘要 A method of choosing non-scan I/O nodes to replace with scan I/O nodes so as to allow the greatest amount of proprietary information to be removed from an ASIC core netlist which is to be supplied to an ASIC customer, includes the steps of assigning weights to core gates based upon how competitively sensitive those gates are determined to be, assigning a value to each non-scan I/O node based upon the sum of weights of all gates to which the I/O node is connected, and replacing the non-scan I/O node having the greatest value with a scan node. Gates that are within the timing shell are assigned a weight of zero. I/O nodes that are performance critical are assigned a value of zero, and the weights of all gates connected to such performance-critical I/O's are also set to zero. The I/O node selection process is iterative, with the weight of a gate being set to zero when it is connected to more non-scan I/O nodes than are remaining to be chosen.
申请公布号 US5638380(A) 申请公布日期 1997.06.10
申请号 US19960616070 申请日期 1996.03.14
申请人 LSI LOGIC CORP. 发明人 DE, KAUSHIK
分类号 G01R31/28;G01R31/3185;(IPC1-7):G01R31/28 主分类号 G01R31/28
代理机构 代理人
主权项
地址