| 摘要 |
A test circuit for an integrated circuit by which electrical parameters of input/output (I/O) circuits of the integrated circuit are tested without direct electrical contact to the I/O, including a an output buffer Vdd supply bus (31) and an output buffer Vss return bus (32) for providing Vdd and Vss voltages for drivers of output buffers (41) of the I/O circuits of the integrated circuit; an interior logic Vdd supply bus (25) and an interior logic Vss return bus (26) for providing Vdd and Vss voltages for the interior logic (10) of the integrated circuit and the input buffers (45) of the I/O circuits; and a pull up Vdd supply bus (23) and a pull down Vss return bus (24) for providing Vdd and Vss voltages for the pull up sources (47) and the pull down sources (49) of the I/O circuits. Also disclosed is a self-shorting output buffer.
|
