发明名称 MICROPROCESSOR CACHE CONSISTENCY
摘要 A method is described of managing memory in a microprocessor system comprising t wo or more processors (40, 42). Each processor (40, 42) has a cache memory (44, 46) an d the system has a system memory (48) divided into pages subdivided into blocks. The m ethod is concerned with managing the system memory (48) identifying areas thereof as b eing "cacheable", "non-cacheable" or "free". Safeguards are provided to ensure that b locks of system memory (48) cannot be cached by two different processors (40, 42) simulta neously.
申请公布号 CA2228061(A1) 申请公布日期 1999.01.15
申请号 CA19982228061 申请日期 1998.01.26
申请人 NCIPHER CORPORATION LIMITED 发明人 HARVEY, IAN NIGEL
分类号 G06F12/08;G06F12/10;G06F15/177;(IPC1-7):G06F15/167;G06F13/20 主分类号 G06F12/08
代理机构 代理人
主权项
地址