发明名称 |
Synchronous multiplexer for clock signals |
摘要 |
An apparatus for multiplexing a pair of test clock signals and a pair of system clock signals onto a pair of output clock signals includes a first means for coupling a first test clock signal to a first output clock signal when a test mode control signal is active, for driving the first output clock signal to an inactive clock signal level when the test mode control signal transitions to an inactive state, and for coupling a first system clock signal to the first output clock signal beginning with a first full clock pulse of the first system clock signal which occurs after the test mode control signal transitions to the inactive state. The apparatus further includes a second means for coupling a second test clock signal to a second output clock when the test mode control signal is active, for driving the second output clock to the inactive clock signal level when the test mode control signal transitions to the inactive state, and for coupling a second system clock signal to the second output clock beginning with a first full clock pulse of the second system clock signal which occurs after the first full clock pulse of the first system clock signal. When exiting the test mode the apparatus ensures that both first and second output clock signals are brought (or held) to an inactive clock signal level, and that system operation begins with the first system clock signal.
|
申请公布号 |
US5877636(A) |
申请公布日期 |
1999.03.02 |
申请号 |
US19960733885 |
申请日期 |
1996.10.18 |
申请人 |
SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
TRUONG, HO D.;YU, EDWARD H.;CHEN, KATHY YING |
分类号 |
H03K5/135;(IPC1-7):H03K5/13;H03K17/00 |
主分类号 |
H03K5/135 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|