发明名称 |
Memory array architecture and method for dynamic cell plate sensing |
摘要 |
A memory array architecture is described which uses active digit lines at array edges. To maximize array area using active digit lines, a memory array architecture is employed where interior rows of memory cells intersect X columns of memory cells. Rows located along the edge of the array, however, intersect less than X columns of memory cells. Two rows of memory cells located along the edge of the array must be accessed together to form a complete row of X columns.
|
申请公布号 |
US5926410(A) |
申请公布日期 |
1999.07.20 |
申请号 |
US19980159901 |
申请日期 |
1998.09.24 |
申请人 |
MICRON TECHNOLOGY, INC. |
发明人 |
RAAD, GEORGE B.;CASPER, STEPHEN L. |
分类号 |
G11C7/18;G11C11/4074;G11C11/4097;(IPC1-7):G11C5/06 |
主分类号 |
G11C7/18 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|