DAMAGE-RESISTANT FIN STRUCTURES AND FINFET CMOS

摘要

A design structure for a semiconductor circuit structure, readable by a machine used in design, manufacture, or simulation of an integrated circuit, involves a fin, a footer, and an inlay. The fin includes a fin perimeter and a fin base with an overhang area. A footer with a first top side, a footer perimeter, and a plurality of footer perimeter sides can be made of an insulator layer also having an open area with a second top side outside the footer perimeter. The footer perimeter is within the fin perimeter, the fin base resting on the first top side with the overhang area being on the fin base between the fin perimeter and the footer perimeter. The design structure further involves an etch-resistant inlay, with an inlay thickness, on the second top side and touching the overhang area and each of the plurality of footer perimeter sides.

主权项

1. A semiconductor structure, comprising:
a fin having a fin perimeter a fin base and fin sidewalls, the fin base having an overhang ;area, the fin sidewalls being exposed; an insulator layer having an open area and a footer, the footer having a first top side, a footer height, and a footer perimeter with a plurality of footer perimeter sides, the footer perimeter being within the fin perimeter, the fin base resting on the first top side with the overhang area being on the fin base between the fin perimeter and the footer perimeter, the open area having a second top side outside the footer perimeter; and an inlay that is etch-resistant and electrically non-conductive, the inlay having an inlay thickness equal to the footer height, the etch resistant inlay resting on the second top side and being in contact with the overhang area and each of the plurality of footer perimeter sides, the inlay being annealed.