发明名称 METHOD AND CIRCUIT FOR ADDING LAPLACE TRANSFORM ZERO TO LINEAR INTEGRATED CIRCUIT FOR FREQUENCY STABILITY IMPROVEMENT
摘要 PROBLEM TO BE SOLVED: To provide a compensation circuit for a linear integrated circuit feedback loop having an effective pole erasing function. SOLUTION: The compensation circuit for introducing a zero in a first circuit being incorporated in a closed loop feedback system includes a first capacitor, an amplifier and a second capacitor, connected a first capacitor and the second in series between an input node and a summing node in the first circuit. In one embodiment, the summing node is arranged between the two gain stages of an error amplifier in the first circuit. In another embodiment, the summing node is coupled to the output node of the error amplifier. The amplifier amplifies the capacity of the second capacitor to introduce a zero in the first, circuit having effectiveness over a wide frequency range. This compensation circuit can be applied to a switching regulator for adding an effective zero in the feedback system for the switching regulator for compensating a double- pole introduced by an LC filter circuit in the switching regulator feedback system.
申请公布号 JP2002278631(A) 申请公布日期 2002.09.27
申请号 JP20010374833 申请日期 2001.12.07
申请人 MICREL INC 发明人 WRATHALL ROBERT S
分类号 G05F1/10;G05F1/56;G05F1/575;G05F3/24;H02M3/155;H02M3/156;(IPC1-7):G05F1/10 主分类号 G05F1/10
代理机构 代理人
主权项
地址