发明名称 Testing for shorts between interconnect lines in a partially defective programmable logic device
摘要 Methods of detecting shorts affecting nets of a specified design in a partially defective PLD. The nets participating in the design are identified, along with the interconnect lines used to implement each net. The nets are then divided into two or more groups, where no two nets in a single group can be shorted together by the inadvertent enablement of a single programmable interconnect point between two interconnect lines. The groups are then tested for inadvertent shorts. According to a first aspect of the invention, each group is tested sequentially against all interconnect lines not in the group, or against all nets in other groups. According to another aspect, the groups are tested simultaneously by applying a different stimulus pattern to each group. By comparing a detected value pattern to the stimulus patterns applied to other groups, it can be determined which two groups are participating in the short.
申请公布号 US6687884(B1) 申请公布日期 2004.02.03
申请号 US20020147732 申请日期 2002.05.16
申请人 XILINX, INC. 发明人 TRIMBERGER STEPHEN M.
分类号 G01R31/28;G06F17/50;(IPC1-7):G06R17/50 主分类号 G01R31/28
代理机构 代理人
主权项
地址