发明名称 |
Parallel automatic synchronization system (PASS) |
摘要 |
A parallel automatic synchronization system includes a variable delay devices for receiving and variably delaying N parallel transmitted channel data words over repetitive clock cycles in response to a synchronization latch clock and for synchronously clocking out the parallel data words by a local reference clock (FREF); sync logic devices for receiving repetitive control clocks corresponding to the transmitted channel data words, including a remote recovered clock (FFRM) and the local reference clock (FREF) and for generating the synchronization latch clock which determines the delay position of the variable delay of the delay devices; and output latch devices for clocking out the parallel data words from the variable delay devices with the local reference clock (FREF).
|
申请公布号 |
US6700942(B1) |
申请公布日期 |
2004.03.02 |
申请号 |
US19990343312 |
申请日期 |
1999.06.30 |
申请人 |
AGILENT TECHNOLOGIES, INC. |
发明人 |
LAI BENNY W. H. |
分类号 |
H04L7/00;H04L25/14;(IPC1-7):H04L7/00 |
主分类号 |
H04L7/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|