| 摘要 |
<p>The device has a programmable circuit (FPGA) including programming units mutually connected by one configurable network interconnection. The circuit (FPGA) generates clock and control signals for arithmetic cells. The arithmetic cells are mutually connected by another configurable network interconnection. The cells have arithmetic logical unit, an address generator and a memory.</p> |
