发明名称 |
Ratio granularity clock divider circuit and method |
摘要 |
In one embodiment, a ratio clock divider comprises circuitry for producing an input signal from a differential clock signal, part of which includes circuitry for extending a clock phase of the differential clock signal every Ith cycle to produce the input signal, I being an integer. The ratio clock divider also includes circuitry for dividing the frequency of the input signal by I to produce a divided clock signal. The divided clock signal has a frequency that equals the frequency of the differential clock signal divided by N, N being equal to I plus a fraction F.
|
申请公布号 |
US7518418(B1) |
申请公布日期 |
2009.04.14 |
申请号 |
US20070903948 |
申请日期 |
2007.09.25 |
申请人 |
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. |
发明人 |
WILSON CHRISTOPHER;BERKRAM DANIEL ALAN |
分类号 |
H03K21/00;H03K23/00;H03K25/00 |
主分类号 |
H03K21/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|