METHOD OF FINISHING WALL SURFACE,申请号JP19760050217-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	METHOD OF FINISHING WALL SURFACE
摘要
申请公布号	JPS52132520(A)	申请公布日期	1977.11.07
申请号	JP19760050217	申请日期	1976.04.30
申请人	EIDAI CO LTD	发明人	SAKAMOTO HIROHARU
分类号	E04F13/02;E04D7/00	主分类号	E04F13/02
代理机构		代理人
主权项
地址

您可能感兴趣的专利

SEMICONDUCTOR MEMORY DEVICE AND SEMICONDUCTOR DEVICE

PERFORMANCE SPOTLIGHT

CONDUCTING PASTE FOR DEVICE LEVEL INTERCONNECTS

OPTICAL FILTER AND LIGHT SPLITTING METHOD OF THE OPTICAL FILTER

FACSIMILE APPARATUS

TRANSPONDER WITH MEMORY FOR INK JET MEDIA

IMAGE FORMING APPARATUS, DISPLAY CONTROL METHOD, AND A NON-TRANSITORY COMPUTER-READABLE RECORDING MEDIUM ENCODED WITH DISPLAY CONTROL PROGRAM

Image forming apparatus, imgae forming method, and program

REFRACTIVE INDEX TOOL AND METHOD

OCULAR MODELING METHODS AND APPARATUS

DISPLAY WITH FOCUSED ILLUMINATION

IMAGING APPARATUS AND METHOD FOR CONTROLLING THE SAME

SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING THE SAME

STRESSED BARRIER PLUG SLOT CONTACT STRUCTURE FOR TRANSISTOR PERFORMANCE ENHANCEMENT

TRANSISTOR STRUCTURE AND METHOD OF FABRICATING THE SAME

NON-VOLATILE MEMORY DEVICES INCLUDING BLOCKING INSULATION PATTERNS WITH SUB-LAYERS HAVING DIFFERENT ENERGY BAND GAPS

REVERSE CONDUCTING-INSULATED GATE BIPOLAR TRANSISTOR

Semiconductor Light Emitting Devices with Optical Coatings and Methods of Making Same

INTEGRATED CIRCUIT DEVICE AND METHOD FOR MANUFACTURING INTEGRATED CIRCUIT DEVICE