发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
摘要 PURPOSE:To reduce the chip size by forming cut parts in the opposite edges of adjacent cells and by providing the input-output terminals there when plural cells each of which is a unit element or unit circuit are arranged on making themselves adjacent to each other to form an LSI. CONSTITUTION:The cells CEL11-CEL14 each of which is a unit element or unit circuit are arranged on making themselves adjacent to each other to form an LSI of the building block master slice system. In this case, the cut parts CT which are opposite to ones of adjacent cells are shaped in each cell, the input-output terminals TM are provided inside of the cut part CT and the terminal TM is not projected to the outside of the cell. After this, these cells CEL11-CEL14 are closely arranged, and the cells CEL12 and CEL13 are connected to each other with the wiring L4 through the terminal TM as required. Also the wiring L2 is installed on the outside of the cell to connect the cells that are separated from each other. In this way, since the connection is possible in the cut part, the occupied area can be reduced.
申请公布号 JPS55165668(A) 申请公布日期 1980.12.24
申请号 JP19790073367 申请日期 1979.06.11
申请人 FUJITSU LTD 发明人 BABA SHIGENORI;KIKUCHI HIDEO
分类号 H01L21/822;H01L21/82;H01L27/04;H01L27/118 主分类号 H01L21/822
代理机构 代理人
主权项
地址