发明名称 BUFFER MEMORY CONTROL SYSTEM
摘要 PURPOSE:To use one buffer memory for other backup, by using a part of regions of the 1st and 2nd buffer memories as local storage. CONSTITUTION:In writing in, e.g. control data to a local storage area LS, the inarea address of the area LS is set to a section 1-2 of an address register 1 and an LS signal is made to ''1'' at the same time. Thus, ''1111'' generated from the 2nd constant generating circuit 13 is set to a head section 18-0 of an address register 18 via an AND circuit 16 and an OR circuit 17, and the address in the local storage area set to the section 1-2 is set to a lower section 18-1. Thus, data, e.g. control data for local storage area set stored in the address of the 1st and 2nd buffer memories 4, 5 is set. Then, the same data are set to the local storage area LS.
申请公布号 JPS5727478(A) 申请公布日期 1982.02.13
申请号 JP19800102054 申请日期 1980.07.25
申请人 FUJITSU LTD 发明人 YAMAMURO YOSHIO;NODA KATSUNOBU
分类号 G06F12/06;G06F12/08 主分类号 G06F12/06
代理机构 代理人
主权项
地址