发明名称 CLOCK SWITCHING CIRCUIT
摘要 <p>PURPOSE:To prevent a device which operates by switching asynchronous clocks from being malfunctioned by providing a flip-flop and preventing a clock which contains short-synchronism pulses from being supplied. CONSTITUTION:A clock switching circuit is equipped with AND circuit 9 and 14 and an OR circuit 10 and constituted by providing NOT circuits 6, 11, and 15 and flip-flops (FF) 7 and 8, 12 and 13, and 16. Then, the FF 16 synchronizes a clock switching signal C with clocks A and B, the FFs 7 and 8 delay pulses of the clocks A by two clocks at the time of switching the clock B to the clock A, and the FFs 12 and 13 delays pulses of the clock B by two clocks at the time of switching the clock A to the clock B. Then, when the asynchronous clocks A and B are alternated, short-period pulses are prevented from being generated.</p>
申请公布号 JPS62192815(A) 申请公布日期 1987.08.24
申请号 JP19860036272 申请日期 1986.02.20
申请人 FUJITSU LTD 发明人 MATSUURA HIDEO
分类号 G11B20/10;G06F1/04;G06F1/06;G06F3/06 主分类号 G11B20/10
代理机构 代理人
主权项
地址