| 摘要 |
<p>A trigger circuit (10) for detecting plural simultaneous input signals and generating a trigger signal in response thereto includes a word recognizer (80) and a state machine (90). The word recognizer (80) reconstructs each input signal in response to predetermined high and low threshold voltage logic levels and the input signal. The reconstructed signals indicate the input signal's logic level above the high threshold level, below the low threshold level, and transitionally between the high and low logic levels. The trigger circuit (10) provides both clock-based and time-based trigger modes. The clock-based trigger modes include single event triggering, nested event triggering, and consecutive and exception event triggering. The time-based trigger modes include these modes and in addition setup and hold-time triggering, transition time triggering, and sliver pulse triggering.</p> |
