发明名称 Central processing unit having instruction prefetch function.
摘要 <p>A central processing unit includes an instruction queue temporarily storing a plurality of prefetched instruction, an execution unit receiving and executing the instruction from the instruction queue, and a judging circuit for judging whether or not status information of the execution unit satisfies an execution condition of the instruction which will be subsequently received by the execution unit while the execution unit is executing the current instruction. When the judging circuit produces an output representing that the status information does not satisfy the execution condition designated in the instruction which will be subsequently applied to the execution unit, this instruction is deleted from the instruction queue without being executed by the execution unit.</p>
申请公布号 EP0307957(A2) 申请公布日期 1989.03.22
申请号 EP19880115315 申请日期 1988.09.19
申请人 NEC CORPORATION 发明人 KUSUDA, MASAHIRO
分类号 G06F9/32;G06F9/38 主分类号 G06F9/32
代理机构 代理人
主权项
地址