发明名称 |
Redundant circuit incorporated in semiconductor memory device. |
摘要 |
<p>A redundant circuit incorporated in a non-volatile memory device has two memory transistors (34 and 37) for memorizing a bit of address information one of which is used in a diagnostic operation of component circuits executed before the packaging and the other of which is used for memorizing a bit of address information assigned to a defective memory cell after the packaging, and, for this reason, the other memory transistor is free from the degradation due to the heat attack encountered in the packaging process.</p> |
申请公布号 |
EP0337384(A2) |
申请公布日期 |
1989.10.18 |
申请号 |
EP19890106397 |
申请日期 |
1989.04.11 |
申请人 |
NEC CORPORATION |
发明人 |
URAI, TAKAHIKO C/O NEC CORPORATION |
分类号 |
H01L21/8247;G11C16/34;G11C29/00;G11C29/02;G11C29/52;H01L21/60;H01L21/66;H01L21/82;H01L21/822;H01L27/04;H01L29/788;H01L29/792 |
主分类号 |
H01L21/8247 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|