摘要 |
<p>An apparatus adaptable for use as a programmable logic array as disclosed for receiving scontrol signals from a signal source (20) and producing resultant output signals logically related to the control signals according to a program which is comprised of a plurality of program instructions, each of which is identified by an address. The apparatus includes a clock (66a,140) for generating a plurality of clock signals and first and second iteration processing circuits (12,14) for effecting iteration operations upon the input signals and producing resultant output signals on a plurality of output lines. The apparatus further includes a plurality of minterm lines (36,38) common to the first and second iteration processing circuits (12,14). The first iteration processing circuit (12) includes a plurality of first switching devices (132,134,136,138) connected in series within selected of the minterm lines (36,38) and gated by the input signals. The program is executed within the first iteration processing circuit by selectively gating appropriate of the switching devices to define a continuous path for discharging selected of the mintermlines. Placement of the first switching devices within the first iteration processing circuit is defined by the program. Selection of the minterm lines (36,38) for participation in a respective program instruction is determined according to the address of the particular program instruction, which address is stored in a cyclic memory device (166). The apparatus is arranged in a plurality of blocks (154,156,158,160), each of which blocks implements a predetermined group of program instructions in a pipeline manner.</p> |