发明名称 Signal processing circuit of digital audio tape recorder.
摘要 <p>The structure of the RAM in the signal processing circuit of a digital audio tape recorder. When the reproduction mode is switched over to the recording mode, or the sampling frequency for the recording is changed to a different sampling frequency, a RAM clear signal is automatically output. At the output of the RAM clear signal, a converting circuit disposed in the route from a read address generator to an address bus is operated so as to read the digital sound data from the RAM and supply the digital sound data to a recording head and record it on a magnetic tape. Address signals only in the odd blocks of the RAM are generated and null data is serially written thereinto, thereby clearing the RAM. &lt;IMAGE&gt; &lt;IMAGE&gt;</p>
申请公布号 EP0449212(A2) 申请公布日期 1991.10.02
申请号 EP19910104780 申请日期 1991.03.26
申请人 SANYO ELECTRIC CO., LTD. 发明人 TOKUMATSU, HIROMU;KITAZUME, HISAO
分类号 G11B20/10 主分类号 G11B20/10
代理机构 代理人
主权项
地址