METHOD OF TESTING MEMORY CELLS IN AN ADDRESS MULTIPLEXED DYNAMIC RAM INCLUDING TEST MODE SELECTION

摘要

Disclosed is a dynamic RAM device capable of initiating and cancelling the test mode in response to the combinations of the row address and column address strobe signals with the write enable signal, which combinations are left unused in the normal operating mode, instead of increasing the number of external control signals.