| 摘要 |
The picture enlarging processor includes an enlarging processor for generating an enlarging clock in response to the input of clock output from a DIPP, and enlarging an image signal output from the DIPP in response to the enlarging clock, and a microcomputer for outputting a scan start instruction to the DIPP and outputting a sync signal to the enlarging processor, thereby solving a speed delay problem.
|
