发明名称 |
Multiplier. |
摘要 |
<p>A sign inverting Booth encoder (51 and 52) included in an encoding circuit (700) generates a control signal designating a partial product having a sign different from that designated by an output signal generated from a conventional Booth encoder (1 and 3). A partial product generating circuit (702) generates a partial product according to the control signal from the encoding circuit. A partial product having a sign inverted or non-inverted is generated from a shifter/inverter circuit (10 and 12). A converting circuit (57) generates three-value redundant binary numbers using a sign inverted partial product and a sign non-inverted partial product as a set. An intermediate sum generating circuit (59) performs a redundant binary addition of the three-value redundant binary numbers to generate a final redundant binary number. A final adding circuit (61) converts the finally generated three-value redundant binary number into an ordinary binary number to generate a product Z of binary numbers X and Y. As a result, a multiplier performing multiplication at a high speed with a smaller number of elements is implemented. <IMAGE></p> |
申请公布号 |
EP0606611(A2) |
申请公布日期 |
1994.07.20 |
申请号 |
EP19930120383 |
申请日期 |
1993.12.17 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
MAKINO, HIROSHI, C/O MITSUBISHI DENKI K. K. LSI |
分类号 |
G06F7/49;G06F7/48;G06F7/52;G06F7/533;H03M7/04;(IPC1-7):G06F7/49 |
主分类号 |
G06F7/49 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|