摘要 |
In a semiconductor memory device including memory cells and redundancy memory cells, a redundancy decoder for accessing the redundancy memory cells and disabling a normal decoder for accessing the memory cells includes a test circuit for introducing a test signal into the redundancy decoder. When the test signal is active, the redundancy decoder is disabled in spite of receiving a redundancy address, and instead, the normal decoder is operated to thereby access the memory cells.
|