发明名称 Error correction method and error correction circuit
摘要 PCT No. PCT/JP93/01054 Sec. 371 Date Nov. 18, 1994 Sec. 102(e) Date Nov. 18, 1994 PCT Filed Dec. 22, 1993 PCT Pub. No. WO94/15406 PCT Pub. Date Jul. 7, 1994An error correction method comprises the steps of loading a value stored in a syndrome register (15) to syndrome registers (16) to (18) if error is a single-error after syndrome registers [S0 to S3] (15) to (18) had finished calculating syndromes and loading values stored in the syndrome registers (16) to (18) to data registers [R1 to R3] (22) to (24), repeating multiplications of powers of alpha , alpha 2, alpha 3 by using the syndrome registers (15) to (18) until coincidence detecting circuits (25) to (28) detect that the values of the syndrome registers (15) to (18) and the values of the data registers (22) to (24) are agreed, energizing a counter (29) in synchronism with the multiplications of powers, setting a count value obtained when it is detected that the values of the syndrome registers and the values of the data registers are agreed to a data location and effecting error correction based on the value of the syndrome register [S0] (15) used as an error amount.
申请公布号 US5541940(A) 申请公布日期 1996.07.30
申请号 US19940290886 申请日期 1994.11.18
申请人 SONY CORPORATION 发明人 AKITA, MAMORU
分类号 G06F11/10;G11B20/18;H03M13/00;H03M13/15;(IPC1-7):G06F11/10 主分类号 G06F11/10
代理机构 代理人
主权项
地址
您可能感兴趣的专利