发明名称 Cache coherency protocol with tagged state and historical information
摘要 <p>A cache coherency protocol uses a "Tagged" coherency state to track responsibility for writing a modified value back to system memory, allowing intervention of the value without immediately writing it back to system memory, thus increasing memory bandwidth. The Tagged state can migrate across the caches (horizontally) when assigned to a cache line that has most recently loaded the modified value. Historical states relating to the Tagged state may further be used. The invention may also be applied to a multi-processor computer system having clustered processing units, such that the Tagged state can be applied to one of the cache lines in each group of caches that support separate processing unit clusters. Priorities are assigned to different cache states, including the Tagged state, for responding to a request to access a corresponding memory block. Any tagged intervention response can be forwarded only to selected caches that could be affected by the intervention response, using cross-bars. The Tagged protocol can be combined with existing and new cache coherency protocols. The invention further contemplates independent optimization of cache operations using the Tagged state. &lt;IMAGE&gt;</p>
申请公布号 EP0936553(A2) 申请公布日期 1999.08.18
申请号 EP19990301052 申请日期 1999.02.15
申请人 INTERNATIONAL BUSINESS MACHINES 发明人 ARIMILLI, RAVI KUMAR;DODSON, JOHN STEVEN;LEWIS, JERRY DON
分类号 G06F12/08;(IPC1-7):G06F12/08 主分类号 G06F12/08
代理机构 代理人
主权项
地址