发明名称 Successive approximation A/D converter capable of error correction
摘要 A successive approximation A/D converter includes a comparator formed of a plurality of comparators and comparing an analog input voltage with a plurality of voltages output from a digital-to-analog converter so as to output a conversion result including at least 2 bits. A control circuit in the A/D converter performs error correction based on the final result output from the comparator and outputs a final conversion result to a conversion result output terminal.
申请公布号 US6380881(B2) 申请公布日期 2002.04.30
申请号 US20010757462 申请日期 2001.01.11
申请人 MITSUBISHI DENKI KABUSHIKI KAISHA 发明人 HARADA HISASHI;MIKI TAKAHIRO
分类号 H03M1/40;H03M1/06;H03M1/46;(IPC1-7):H03M1/06;H03M1/34 主分类号 H03M1/40
代理机构 代理人
主权项
地址