发明名称 Simultaneous computation of multiple complex number multiplication products
摘要 An apparatus and method allow receivers to quickly acquire a pseudorandom noise signal. A receiver advantageously detects frequency shifts using a compact parallel process hardware implementation of a Discrete Fourier Transform (DFT). The simultaneous detection of multiple frequencies allows the receiver to search the frequency range of the transmitted signal in larger increments of frequency, thereby increasing the speed of acquisition. One receiver does not use coherent integration before computation of the transform and advantageously maintains a flat frequency response. The flat frequency response of the DFT circuit enables searching of multiple frequency offsets without CPU intensive processing to compensate for frequency response variations. A receiver can include a Doppler correction circuit, which permits correlation data with frequency shift in the code to be non-coherently integrated among relatively fewer addresses or tap positions in memory.
申请公布号 US2003050949(A1) 申请公布日期 2003.03.13
申请号 US20020207712 申请日期 2002.07.26
申请人 发明人 VAN WECHEL ROBERT J.;MCKENNEY MICHAEL F.
分类号 G01S1/00;G06F7/48;(IPC1-7):G06F7/52 主分类号 G01S1/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利