发明名称 |
Frequency division circuit |
摘要 |
An odd number of inverting memory blocks are connected in series in a closed ring circuit. Each inverting elememt comprises a P channel field effect transistor and an N channel field effect transistor which are connected in parallel opposition. Control signals of the same phase are applied to the gate electrodes of the P and N channel field effect transistors. An inverter circuit comprising a pair of field effect transistors having gate electrodes is connected to one of two parallel connected, conductive electrodes of a temporary memory switching circuit. Control gate electrodes of the inverting memory block are controlled by control signals having the same phase and at a frequency to be divided for producing a frequency divided output from the output of one of the inverting memory blocks.
|
申请公布号 |
US4119867(A) |
申请公布日期 |
1978.10.10 |
申请号 |
US19760708188 |
申请日期 |
1976.07.23 |
申请人 |
CITIZEN WATCH CO. LTD. |
发明人 |
MOROKAWA, SHIGERU;HASHIMOTO, YUKIO |
分类号 |
H03K23/52;G04G3/02;G11C19/18;H03K23/40;H03K23/54;H03K25/02;(IPC1-7):H03K23/02;H03K17/60 |
主分类号 |
H03K23/52 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|