发明名称 MULTIPLEX TRANSMITTER
摘要 PURPOSE:To transmit a data at a desired speed depending on a permissible waiting time with simple structure by giving plural code string patterns with different frequency appearance to each transmitter/receiver and allowing each transmitter/receiver to make transmission/reception when a code string pattern assigned to the own transmitter/receiver. CONSTITUTION:An address clock generator 1 generates a clock signal, generates a code string in synchronizing with the clock signal, mixes the code string with the clock signal and sends the result to an address clock line 3 sequentially. A transmitter 5 and a receiver 9 make transmission/reception while 5-bit information in the code string sent via the line 3 is coincident with the 5-bit address assigned to the own device, and transmit data via a 5-bit system data lien 13. While the 3-bit sent via the line 3 is coincident with the own 3-bit address, a transmitter 7 and a receiver 11 make transmission as 3-bit system transmitter and receiver, which both send data via a 3-bit system data lien 15.
申请公布号 JPS61224634(A) 申请公布日期 1986.10.06
申请号 JP19850063817 申请日期 1985.03.29
申请人 NISSAN MOTOR CO LTD 发明人 FUTAMI TORU;SUZUKI SUNAO;SAKAGAMI ATSUSHI
分类号 H04J99/00 主分类号 H04J99/00
代理机构 代理人
主权项
地址