| 摘要 |
PURPOSE:To greatly improve the software development and debugging efficiency of a microprocessor by discriminating whether the microprocessor is in a bus cycle accompanying an instruction before a specific instruction which changes the output of a status indication part or in a bus cycle accompanying an instruction after it, and editing time-series data. CONSTITUTION:This information processor is provided with a means which sends the output of a status flip-flop 123 out of the microprocessor in synchronism with the output timing of an address in the bus cycle period of the microprocessor and a means which stores information appearing at input/output terminals of the microprocessor 202 as time-series data outside the microprocessor sequentially. Then, information sent out of the microprocessor from the status flip-flop 123 inside the microprocessor is referred to, thereby editing the time-series data while discriminating whether the microprocessor is in the bus cycle accompanying the instruction before the specific instruction which changes the output of the status flip-flop 123 or in the bus cycle accompanying the instruction after the specific instruction.
|
