| 摘要 |
A control store holding a large number of instruction words is accessed by a sequence of instruction addresses. An intercooperating system is provided whereby a test condition select logic unit and a next address select address logic unit are combined with address sequence error detection logic in order to develop an error flag signal should there be some error in the sequence of the actual instruction address data supplied to the control store. |
