Processing of memory access exceptions along with prefetched instructions within the instruction pipeline of a virtual memory system-based digital computer.
摘要
<p>A technique for processing memory access exceptions along with pre-fetched instructions in a pipelined instruction processing computer system is based upon the concept of pipelining exception information along with other parts of the instruction being executed. In response to the detection of access exceptions at a pipeline stage, corresponding fault information is generated and transferred along the pipeline. The fault information is acted upon only when the instruction reaches the execution stage(20) of the pipeline. Each stage of the instruction pipeline is ported into the front end of a memory unit (16) adapted to perform the virtual-to-physical address translation; each port being provided with means for storing virtual addresses accompanying an instruction as well as means for storing corresponding fault information. When a memory access exception is encountered at the front end of the memory unit, the fault information generated therefrom is loaded into the storage means and the port is prevented from accepting further references.</p>
申请公布号
EP0381470(A2)
申请公布日期
1990.08.08
申请号
EP19900301002
申请日期
1990.01.31
申请人
DIGITAL EQUIPMENT CORPORATION
发明人
HETHERINGTON, RICKY C.;WEBB, DAVID A., JR.;FITE, DAVID B.;MCKEEN, FRANCIS X.;FIRSTENBERG, MARK A.;MURRAY, JOHN E.;MANLEY, DWIGHT P.;SALETT, RONALD M.;FOSSUM, TRYGGVE