发明名称 System for suppressing spread of error generated in differential coding.
摘要 <p>An error suppression system suppresses an error of a data sequence generated in a transmission path between a transmitting terminal and a receiving terminal. The error suppression system includes a data coding circuit (15) in the transmitting terminal for inserting a known bit at a predetermined position of the data sequence and for carrying out a difference logic conversion with respect to the data sequence, a differential coding circuit (11) in the transmitting terminal for carrying out a sum logic conversion with respect to the data sequence which is received from the data coding circuit, a differential decoding circuit (13) in the receiving terminal for carrying out a difference logic conversion with respect to the data sequence received from the differential coding circuit via the transmission path, and a data decoding circuit (17) in the receiving terminal for carrying out a sum logic conversion with respect to the data sequence received from the differential decoding circuit and for restoring the known bit at the predetermined position of the data sequence. &lt;IMAGE&gt;</p>
申请公布号 EP0448045(A1) 申请公布日期 1991.09.25
申请号 EP19910104244 申请日期 1991.03.19
申请人 FUJITSU LIMITED 发明人 YOSHIDA, SHOJI
分类号 H03M13/00;H04J3/06;H04L1/00;H04L27/18 主分类号 H03M13/00
代理机构 代理人
主权项
地址