发明名称 Cost reduced interpolated timing recovery in a sampled amplitude read channel
摘要 A sampled amplitude read channel reads information stored on a magnetic medium by detecting digital data from a sequence of discrete time interpolated sample values, the interpolated sample values generated by interpolating a sequence of discrete time channel sample values generated by sampling pulses in an analog read signal from a magnetic read head positioned over the magnetic medium. A write VFO generates a write clock for writing digital data to the magnetic medium at a predetermined baud rate for a selected zone, and upon read back, the write VFO generates a sampling clock at a frequency slightly higher than the write frequency. A sampling device samples the analog read signal at the sampling clock rate to generate a sequence of discrete time channel samples that are not synchronized to the baud rate, and the channel samples are equalized by a discrete time equalizing filter according to a predetermined partial response (PR4, EPR4, EEPR4, etc.). An interpolating timing recovery circuit, responsive to the equalized channel samples, computes an interpolation interval tau and, in response thereto, generates interpolated sample values substantially synchronized to the baud rate. The timing recovery circuit also generates a data clock for clocking a discrete time sequence detector which detects the digital data from the interpolated sample values. In a cost reduced implementation, the interpolation filter coefficients are computed in real time as a function of the interpolation interval tau .
申请公布号 US5760984(A) 申请公布日期 1998.06.02
申请号 US19950546162 申请日期 1995.10.20
申请人 CIRRUS LOGIC, INC. 发明人 SPURBECK, MARK S.;BEHRENS, RICHARD T.
分类号 G11B5/09;G11B20/10;G11B20/12;G11B20/14;H04L7/02;(IPC1-7):G11B5/09 主分类号 G11B5/09
代理机构 代理人
主权项
地址