Clock generation for testing of integrated circuits

摘要

In an integrated circuit, a clock to simulate the circuit's normal operation is generated from the JTAG clock input TCK.